JPH0355046B2 - - Google Patents
Info
- Publication number
- JPH0355046B2 JPH0355046B2 JP59259737A JP25973784A JPH0355046B2 JP H0355046 B2 JPH0355046 B2 JP H0355046B2 JP 59259737 A JP59259737 A JP 59259737A JP 25973784 A JP25973784 A JP 25973784A JP H0355046 B2 JPH0355046 B2 JP H0355046B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- transistor
- circuit
- transistors
- inverted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59259737A JPS61137417A (ja) | 1984-12-07 | 1984-12-07 | パルス発生回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59259737A JPS61137417A (ja) | 1984-12-07 | 1984-12-07 | パルス発生回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61137417A JPS61137417A (ja) | 1986-06-25 |
JPH0355046B2 true JPH0355046B2 (en]) | 1991-08-22 |
Family
ID=17338245
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59259737A Granted JPS61137417A (ja) | 1984-12-07 | 1984-12-07 | パルス発生回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61137417A (en]) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5118776A (ja) * | 1974-08-07 | 1976-02-14 | Keisuke Ueno | Nannenrinsanseruroozuno kaishitsuho |
JPS5144053A (en) * | 1974-10-11 | 1976-04-15 | Toray Industries | Wafukuhoseiniokeru nuimepatsukaringuhatsuseihoho |
JPS57202121A (en) * | 1981-06-05 | 1982-12-10 | Fujitsu Ltd | Delay circuit |
-
1984
- 1984-12-07 JP JP59259737A patent/JPS61137417A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61137417A (ja) | 1986-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100231091B1 (ko) | 레벨 시프터 회로 | |
US4574203A (en) | Clock generating circuit providing a boosted clock signal | |
US3937982A (en) | Gate circuit | |
JPS6333923A (ja) | Cmosプログラマブル論理配列 | |
JPH0473891B2 (en]) | ||
US4093875A (en) | Field effect transistor (FET) circuit utilizing substrate potential for turning off depletion mode devices | |
US4472645A (en) | Clock circuit for generating non-overlapping pulses | |
JPH0355046B2 (en]) | ||
JPH0254698B2 (en]) | ||
US6307416B1 (en) | Integrated circuit for producing two output clock signals at levels which do not overlap in time | |
JPH0355045B2 (en]) | ||
JPS5842558B2 (ja) | アドレス バッファ回路 | |
JP3055165B2 (ja) | 出力バッファ回路 | |
JPH0332113A (ja) | 半導体集積回路装置 | |
JP2699496B2 (ja) | 出力回路 | |
JPH0537380A (ja) | 電流セル回路 | |
JPS5821236Y2 (ja) | 集積回路装置 | |
JPH0666656B2 (ja) | シユミツトトリガ回路 | |
JPS62292015A (ja) | 出力バツフア回路 | |
JPH063869B2 (ja) | パルス幅制御回路 | |
JPS62225026A (ja) | 出力バツフア回路 | |
JPS61154313A (ja) | 出力インバ−タの貫通電流防止回路 | |
JPS6347010B2 (en]) | ||
JPH11136108A (ja) | 出力回路 | |
JPH1117517A (ja) | Cmos−ic出力回路 |